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The temperature dependence of capacitance–voltage (C–V) and the conductance–voltage (G/w–V) charac-
teristics of (Ni/Au)/Al0.3Ga0.7N/AlN/GaN heterostructures were investigated by considering the effect of
series resistance (Rs) and interface states Nss in a wide temperature range (79–395 K). Our experimental
results show that both Rs and Nss were found to be strongly functional with temperature and bias voltage.
Therefore, they affect the (C–V) and (G/w–V) characteristics. The values of capacitance give two peaks at
high temperatures, and a crossing at a certain bias voltage point (3.5 V). The ﬁrst capacitance peaks are
located in the forward bias region (0.1 V) at a low temperature. However, from 295 K the second capac-
itance peaks appear and then shift towards the reverse bias region that is located at 4.5 V with
increasing temperature. Such behavior, as demonstrated by these anomalous peaks, can be attributed
to the thermal restructuring and reordering of the interface states. The capacitance (Cm) and conductance
(G/w–V) values that were measured under both reverse and forward bias were corrected for the effect of
series resistance in order to obtain the real diode capacitance and conductance. The density of Nss,
depending on the temperature, was determined from the (C–V) and (G/w–V) data using the Hill–Coleman
Method.
 2008 Elsevier B.V. All rights reserved.1. Introduction
Owing to their large and direct band gap as well as favorable
transport properties, GaN and related semiconductors have at-
tracted intense interest from researchers in the last three decades.
Moreover, III–V nitrides could be suitable for the emitters and
detectors of green and shorter wavelengths, in turn making invest-
ments in this class of materials more than worthwhile [1–3]. Gal-
lium nitride (GaN) and related compounds have been studied
extensively for applications in short wavelength optical devices
and high power/temperature devices, such as light emitting diodes
(LEDs), laser diodes (LDs), metal oxide semiconductor ﬁeld effect
transistors (MOSFETs), and rectiﬁers. The performance of these de-
vices especially depends on the formation of high quality ohmic
and Schottky contacts [4–7]. The performance of metal–semicon-
ductor (MS) Schottky diodes, metal–insulator–semiconductor
(MIS) or metal–oxide–semiconductor (MOS) structures, solar cells,
and high-electron-mobility transistor (HEMT) heterostructures de-
pends on various factors, such as the interface preparation process,
the metal to semiconductor barrier height (BH), device tempera-
tures, insulator layer formation at the metal/semiconductor inter-
face, interface states, and series resistance [8–13]. Thermally stablell rights reserved.
: +90 3122122279.Schottky contacts are required for the application of power ampli-
ﬁers and optoelectronic devices operating at high temperatures.
Therefore, the main scientiﬁc and technical problems of these de-
vices are currently especially relevant to the decrease of series
resistance, interface states, and the increase of the homogeneity
of the barrier height at the metal/semiconductor interface. Re-
cently, the temperature dependence of the electrical characteris-
tics of MS and MIS structures has become an object of rather
intense interest in the literature for more than four decades now
[14–25]. However, complete descriptions of the effect of these
parameters on the current–voltage (I–V) and C–V characteristics
still remain a challenging problem. AlGaN/GaN heterostructures
are seen as one of the most promising candidates for their poten-
tially superior performance in high power and high frequency elec-
tronic devices [26,27].
The formation of Schottky contacts with high Schottky barrier
heights (SBHs), low leakage current, and good thermal stability
are the most important factors in enhancing the electrical perfor-
mance of AlGaN/GaN heterostructures, especially regarding the
power performances [28]. Ohmic and Schottky/rectiﬁer contacts
on GaN and AlGaN are widely studied, in which many results have
been published thus far [29]. However, various preparation condi-
tions and metallization systems, along with often contradictious
results, have been reported. This might be because of the different
layer quality (surface roughness, various defects, etc.) and surface
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often applied metallization for ohmic contacts to GaN is Ti/Al,
which needs to be annealed at a relatively high temperature. An
Au cover layer is commonly used in order to prevent the oxidation
of Ti/Al and Ni, or a Pt barrier layer is then inserted between Al and
Au. On the other hand, Ni or Pt is used for the preparation of Scho-
ttky contacts because of their highest metal work function on GaN
and AlGaN [30]. When a typical Schottky diode in ambient condi-
tions is fabricated, there exists an insulating interfacial layer be-
tween the metal and semiconductor surface [31]. Commonly, the
GaN surface that has been exposed to the air is contaminated with
oxygen and carbon [32–34]. It is noteworthy that especially at low
temperatures (LT) the GaN cap layer behaves like an insulator be-
tween the metals and semiconductor with extremely large sheet
resistivity [35,36]. The purpose of the GaN cap layer is to prevent
the reaction and inter-diffusion between the (Ni/Au) metals and
semiconductor as well as to improve the respective retention prop-
erties. As seen in Fig. 1, the GaN cap and Al0.3Ga0.7N layers with a
large lattice mismatch regarding the substrate, in turn form a mo-
saic structure of slightly misoriented sub-grains [37–41], which is
characterized by the nucleation of slightly misoriented islands and
the coalescence of these islands towards a smooth surface. The mo-
saic structure of the epilayers is determined by the size and angu-
lar distribution of the mosaic blocks. The vertical and lateral
correlation lengths, heterogeneous strain, and degree of mosaicity
as expressed by the tilt and twist angles are important parameters
in characterizing the quality of the epitaxial ﬁlms with a large lat-
tice mismatch to the substrate [37,39,42].
In previous works, we examined the temperature dependence
of the I–V characteristics formed ohmic and Schottky/rectiﬁer con-
tacts on this device [43] and the morphological properties as la-
beled sample A [44]. One of the very recent studies on the
structural, morphological, and optical properties of this hetero-
structure was examined as a labeled sample B [45].
Now, the main aim of the present study investigates the tem-
perature dependence of the forward and reverse bias C–V and G/
w–V characteristics of (Ni/Au)/Al0.3Ga0.7N/AlN/GaN heterostruc-
tures by considering the Rs and Nss effect. Therefore, in order
to obtain a better understanding of the effects of Rs and Nss on
the C–V and (G/w–V) characteristics, we obtained forward and
reverse bias C–V and (G/w–V) curves in a wide temperature
range of 79–395 K at 1 MHz. In order to determine the values
of Rs and Nss, we applied the method developed by Nicollian
and Goetzberger [13] and the Hill–Coleman method [46], respec-
tively. The experimental results show that both Rs and Nss are
important parameters that inﬂuence the electrical characteristics
of this device.Ohmic contact       Schottky contact
GaN cap ~2 nm 
Al0.3 Ga0.7N ~25 nm 
AIN ~ 2 nm 
2 DEG 
HT-GaN buffer ~ 2 μm
HT-AlN buffer ~ 0.5 μm
LT-AlN nucleation ~ 15 nm 
Al2O3 substrate 
Fig. 1. Schematic diagram of the (Ni/Au)/Al0.3Ga0.7N/AlN/GaN heterostructures.2. Experiment
The Al0.3Ga0.7N/GaN heterostructure with a high temperature
(HT)-AlN buffer layer (BL), as was investigated in the present study,
was grown on a c-face sapphire (Al2O3) substrate by low-pressure
metal-organic chemical vapor deposition (MOCVD). Hydrogen was
used as the carrier gas and trimethylgallium (TMGa), trimethylalu-
minum (TMAl), and ammonia (NH3) were used as source com-
pounds. Prior to the epitaxial growth, Al2O3 substrate was
annealed at 1100 C for 10 min to remove all of the surface con-
tamination. As shown in Fig. 1, a 15 nm-thick AlN nucleation layer
was deposited on an Al2O3 substrate at 840 C. Then, the reactor
temperature was ramped to 1150 C and an HT-AlN BL was grown,
followed by a twominute growth interruption in order to reach the
growth conditions for GaN. GaN BL was grown at a reactor pressure
of 200 mbar, growth temperature of 1070 C, and growth rate of
approx. 2 lm/h. Then, for a sample, a 2 nm-thick HT-AlN inter
layer was grown at a temperature of 1085 C and a pressure of
50 mbar. Finally, a 25 nm-thick AlGaN ternary layer and 2 nm-
thick GaN cap layer growth was carried out at a temperature of
1085 C and a pressure of 50 mbar, respectively.
For the contacts, since the sapphire substrate is insulating, the
ohmic and Schottky contacts were made on the top surface as
2 mm-diameter circular dots. Prior to ohmic contact formation,
the samples were cleaned with acetone in an ultrasonic bath. Then,
the sample was treated with boiling isopropyl alcohol for 5 min-
utes and rinsed in de-ionized (DI) water. After this cleaning, the
samples were dipped in a solution of HCl/H2O (1:2) for 30 s in or-
der to remove the surface oxides, and rinsed in DI water again for a
prolonged period. For contact formation, Ti/Al/Ni/Au (200/2000/
400/500 Å) metals were thermally evaporated on the sample. After
the metallization step, the contacts were annealed at 850 C for
30 s in N2 ambient in order to form the ohmic contact. The forma-
tion of the ohmic contact was followed by Ni/Au (350/500 Å) evap-
oration as Schottky contacts. Prior to Schottky metal deposition,
the same cleaning procedure for ohmic contacts was used for
cleaning the sample surface.
The temperature dependence C–V and G/w–V measurements
were performed at 1 MHz in the temperature range of 79–395 K
by using an HP 4192 A LF impedance analyzer (5 Hz–13 MHz)
and test signal of 40 mVrms. All of the measurements were carried
out with a temperature controlled Janes vpf-475 cryostat, which
enabled us to make measurements in the temperature range of
77–450 K, in which the sample temperature was always monitored
by Lake Shore model 321 auto-tuning temperature controllers with
sensitivity better than ± 0.1 K.
3. Results and discussion
There are several methods for the calculation values of Rs be-
tween the semiconductor and interfacial insulator layer of Scho-
ttky diodes, MS and MIS structures. The theoretical expression of
Rs is still unclariﬁed and is not clearly disclosed in the literature
[13,47–49]. However, to extract the series resistance of these de-
vices, a method developed by Nicollian and Goetzberger [13] is
thought to be generally more useful than other methods. This
method provides the determination of Rs in both reverse and for-
ward bias regions. C–V–T and G/w–V–T characteristics of (Ni/Au)/
GaN/Al0.3Ga0.7N heterostructures were measured in the tempera-
ture range of 79–395 K. At sufﬁciently high frequencies
(fP 500 kHz), the interface states cannot follow the ac signal, be-
cause at high frequencies the carrier life time g is larger than
T ¼ 12pf [13]. Therefore, the real series resistance of the MIS devices
can be subtracted from the measured capacitance (Cma) and con-
ductance (Gma) and in the strong accumulation region at a high fre-
quency (1 MHz) [13,16,50]. In addition to voltage dependence, the
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from the measurements of C–V–T and G/w–V–T curves. At a sufﬁ-
ciently high frequency, in order to determine Rs the MS or MIS
structures are biased into a strong accumulation. Then, admittance
Yma is given by [13]
Yma ¼ Gma þ jxCma ð1Þ
Series resistance is the real part of the impedance and can be ex-
pressed as [13]
Rs ¼ Gma
G2ma þ ðxCmaÞ2
ð2Þ
where Cma and Gma represent the measured capacitance and con-
ductance in the strong accumulation region. The capacitance of
the insulator layer Cox is obtained by substituting Rs into the
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Fig. 2. The temperature dependent curves of the C–V characteristics for (Ni/Au)/Al0.3Ga0
79 to 270 K) and (b) at high temperatures (from 295 to 395 K).
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Fig. 3. The temperature dependent curves of the G/w–V characteristics for (Ni/Au)/Al0.3G
at high temperatures (from 295 to 395 K).Cma ¼ Coxð1þx2R2sC2oxÞ
ð3Þ
From this relation, Cox is obtained as
Cox ¼ Cma 1þ GmaxCma
 2" #
¼ eieoA
dox
ð4Þ
where ei  10e0 [51,52] and e0 (=8.85  1014 F/cm) are the per-
mittivity of the interfacial insulator layer and free space, respec-
tively, which was found to be 2.1  108 F. Thus, the corrected
capacitance Cc, and conductance Gc values were obtained in the
temperature region of 79–395 K at a high frequency of 1 MHz from
the directly measured Cm and Gm according to
Cc ¼ ½G
2
m þ ðxCmÞ2Cm
a2 þ ðxCmaÞ2
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Gc ¼ ½G
2
m þ ðxCmÞ2 a
a2 þ ðxCmÞ2
ð6Þ
where a ¼ Gm  ½G2m þ ðxCÞ2Rs. The insulator layer thickness calcu-
lated from Eq. (4) was found to be 29.8 Å.
The measurement of the density of Nss is a useful guide for the
quality of MS and MIS type structures. In order to determine the
density of Nss, several methods have been suggested in the litera-
ture [46,53–56]. A fast and reliable way to determine the density
of Nss is the Hill–Coleman method [46]. Therefore, in the present
study the density of the interface state was obtained from the com-
bination of various temperature C–V and G/w–V characteristics
(Figs. 2 and 3).
According to the Hill–Coleman method, the density of the inter-
face states can be expressed as
Nss ¼ 2qA
ðGma=xÞmax
ððGma=xÞmaxCoxÞ2 þ ð1 Cma=CoxÞ2Þ
ð7Þ
where, A is the area of the rectiﬁer contact, x is the angular fre-
quency, Cm and (Gm/x)max are the measured capacitance and con-
ductance that correspond to the peak values, respectively, and Cox
is the capacitance of the insulator layer.
In general, the C–V and G/w–V characteristics of an MIS struc-
ture exhibit accumulation, depletion, and inversion regions. Fur-Table 1
The values of the various parameters for (Ni/Au)/Al0.3Ga0.7N/AlN/GaN heterostruc-
tures as obtained from the C–V and G/w–V characteristics in the temperature range of
79–395 K
T (K) Vm (V) C (nF) G/w (nF) Rs (X) Nss (eV1 cm2)  1012
79 0.0 1.26 2.48 51 1.18
120 0.1 1.08 2.33 57 1.03
160 0.1 0.79 2.02 68 0.87
200 0.1 0.50 1.58 91 0.66
240 0.1 0.32 1.19 125 0.49
270 0.1 0.23 0.95 159 0.38
295 0.1 0.18 0.81 187 0.33
315 0.2 0.15 0.73 209 0.29
335 0.3 0.14 0.65 235 0.26
355 0.3 0.12 0.57 265 0.23
375 0.3 0.11 0.51 295 0.21
395 0.3 0.10 0.46 328 0.18thermore, the behaviors of C–V and G/w–V characteristics are
different in these regions. For example, while the values of Rs are
effective at a sufﬁciently forward bias region, the values of Nss
are effective for the inversion and depletion regions. Therefore,
the investigation of Rs and Nss from a sufﬁciently low bias region
to a high bias region is more important to clarify the behavior of
C–V and G/w–V characteristics. Moreover, it is well known that
the analysis of C–V and G/w–V characteristics of these devices, such
as MS and MIS type Schottky diodes that are only at room temper-
ature and for one bias voltage of C and G/w cannot provide us with
detailed information about the temperature and bias voltage
dependence of the conduction process or behavior of electrical
parameters. Contrarily, in the wide temperature and bias voltage
regions (both forward and reverse bias regions) of the C–V and G/
w–V measurements of these devices enable us to understand the
different aspects of the conduction process or the temperature
and bias voltage dependence behavior of electrical parameters.
The temperature dependent C–V and G/w–V characteristics of25
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Fig. 5. The temperature dependent curves of the series resistance for (Ni/Au)/
Al0.3Ga0.7N/AlN/GaN heterostructures for various forward biases at 1 MHz.
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at 1 MHz are shown in Figs. 2 and 3. As seen in Fig. 2a and b, the
ﬁrst peak’s position is located at a forward bias of capacitance
and shifts towards the reverse bias region with increasing temper-
ature. The values of the various parameters for (Ni/Au)/Al0.3Ga0.7N/
AlN/GaN heterostructures as determined from C–V and G/w–V
characteristics in the temperature range of 79–395 K are shown
in Table 1.
The values of Rs and Nss, as shown in Table 1, correspond to the
peak value of capacitance at a forward bias for each temperature
and are calculated according to Eqs. (2) and (3), respectively, and
the voltage dependence of the Rs proﬁle at each temperature is
shown in Fig. 4a and b. Moreover, the temperature dependence
of Rs for a different forward bias at a high frequency is shown in
Fig. 5. It is clearly seen in Fig. 5 that Rs is nearly independent of bias
voltage at low temperatures (T 6 200 K). These very signiﬁcant val-
ues demanded special attention to be given to the effects of the
series resistance in the application of the admittance-based mea-
sured methods (C–V and G/w–V).
As can be seen in Fig. 5, the Rs values are nearly independent of
the voltage at low temperature and at the high forward bias region.
As seen in Fig. 4a and b, it is clear that the series resistance is strong
with the voltage and temperature in the temperature range of 79–
395 K and increases with increasing temperature. This change in Rs
becomes rather important in the high reverse bias. It is also clear
that in the high forward bias the values of Rs are nearly indepen-
dent of the temperature. Such temperature dependence of Rs
(Fig. 5) is an obvious disagreement with the reported negative tem-
perature coefﬁcient of Rs of Schottky diode, MS, MIS, or MOS struc-
ture. This variation of Rs with the temperature can be expected for
semiconductors in the temperature region where there is no freez-
ing behavior of the carriers. We believe that the trap charges have
sufﬁcient energy to escape from the traps that are located between
the metal and semiconductor interface in the Al0.3Ga0.7N band gap.
As seen in Fig. 2 a, due to the series resistance, C–V plots give a
peak for each temperature. Similar results have been reported in
the literature [24,57–60]. To obtain the real diode capacitance
(Cc) and conductance (Gc/w), the high frequency capacitance as
measured under forward and reverse bias was corrected for the ef-
fect of series resistance using Eqs. (5) and (6), respectively. As canbe seen in Fig. 6 a, a correction was made on the C–V plot for the
effect of series resistance in the accumulation and depletion re-
gions where the values of the corrected capacitance increase with
increasing voltage, especially in the depletion regions. On the other
hand, the plot of the corrected conductance decreases with
increasing voltage except for very low negative biases (V 6 6 V).4. Conclusion
The forward and reverse bias capacitance–voltage–temperature
(C–V–T) and conductance–voltage–temperature (G/w–V–T) charac-
teristics of (Ni/Au)/GaN/Al0.3Ga0.7N heterostructures were mea-
sured in the temperature range of 79–395 K. Rs and the density
of the Nss effects of the sample on the C–V and G/w–V characteris-
tics were investigated. It was found that capacitance and conduc-
tance were quite sensitive to temperature, especially at a
relatively high temperature, in which the values Nss and Rs de-
crease with increasing temperature. This behavior was attributed
to the thermal restructuring and reordering of the interface. The
crossing of the C–V plots and the behavior of Rs appear to be abnor-
mal compared to the conventional behavior of a Schottky diode, an
MIS, or MOS structure. Such behavior of C–V curves and Rs with re-
gard to the temperature can be expected for semiconductors in the
temperature region where there is no freezing behavior of the car-
riers. C–V and G/w–V characteristics conﬁrm that Nss and the thick-
ness of the insulator layer (d) are important parameters that
strongly inﬂuence the electric parameters in the MIS structure.
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